

STUDE	ENT ID	NO	

MULTIMEDIA UNIVERSITY

FINAL EXAMINATION

TRIMESTER 2, 2017/2018

DMT5018 - MICROCONTROLLER TECHNOLOGY

(Diploma in Electronic Engineering)

5 MARCH 2018 2:30 PM – 4:30 PM (2 Hours)

INSTRUCTIONS TO STUDENT

- 1. This question paper consists of 7 pages (4 pages with 4 questions and 3 pages for appendix).
- 2. Answer ALL questions. All necessary working steps must be shown.
- 3. Write all your answers in the answer booklet provided.

QUESTION 1 [25 Marks]

a) Define system bus and briefly describe three of its common functional group.

[4 marks]

b) Describe the process of memory read operation. Provide suitable illustration(s) to support your description.

[9 marks]

c) Based on the assembly language instructions below, answer the following questions:

	ORG 0050H
Line 1	MOV PSW, #18H
Line 2	MOV R1, #0A3H
Line 3	MOV R2, #57H
Line 4	MOV A, #91H
Line 5	MOV R3, #0F5H
Line 6	ADD A, R2
Line 7	MOV B, #10H
Line 8	MUL AB
	END

(i) Which register bank is currently used?

[1 mark]

(ii) After performing the instruction at line 6, what is the content of Carry Flag, Auxiliary Flag, Overflow Flag, Parity Flag, Accumulator and Program Status Word register?

[8 marks]

(iii) What is the content of Accumulator and B after executing the instruction at line 8? Verify whether the OV flag is set or cleared and justify your reason.

[3 marks]

QUESTION 2 [25 Marks]

Based on the given assembly language program at Table 1, answer the following questions:

Address	Line Label		Instruction	Addressing Mode	Instruction Type	
			ORG 0000H			
0000	1		MOV R1,#0AH	(i)	(vi)	
0002	2	HERE:	MOV @R1,#00H	(ii)		
0004	3		INC R1	(iii)		
0005	4		NOP			
0006	5		MOV A, R1	(iv)	(vii)	
0007	6		CJNE R1,#35H,HERE		(viii)	(ix)
000A	7		SWAP A	(v)		(x)
			END			

Table 1

- a) Complete the answer for the cells marked with roman numbers starting from (i) to (x).

 [10 marks]
- b) Find the opcode of the instruction at line 6. Please include your working step on finding the offset for the instruction at line 6.

[3 marks]

c) Calculate the total execution time of the program. The crystal frequency used is set to be 12 MHz.

[5 marks]

- d) What is the content of the Accumulator and register R1 after executing the program? [2 marks]
- e) Reconstruct the assembly language program based on the given machine code at Table 2 below and state the final content of each of the affected memory locations. Include any proper labels if necessary.

Line	Opcode	
1	78H 05H	
2	79H 25H	
3	09H	
4	D8H FDH	

Table 2

[5 marks]

Continued...

QUESTION 3 [25 Marks]

a) Construct an assembly language program to continuously monitor both motion sensor and infrared sensor connected to P2.5 and P2.6 respectively. A buzzer at P1.5 will turn ON for 0.5 seconds if the motion sensor is momentarily LOW, while an LED at P1.6 will turn ON for 0.5 seconds if the infrared sensor is momentarily LOW. If **both** sensors are LOW at the same time, always service and give priority to the motion sensor.

Use Timer 0 to provide delay for both buzzer and LED. Assume the crystal frequency used is 12 MHz. Note that the sensors, buzzer and LED are all set to be active LOW. Do not use interrupt and the working steps for calculation of timer reload value must be shown.

[15 marks]

b) Construct an assembly language program to continuously transmit the phrase "OVERFLOW" through serial port at 4800 bauds, whenever the infrared sensor connected to pin P2.6 is turned ON (Active LOW). Assume the crystal frequency used is 11.0592 MHz and the value of SMOD = 0. The working steps to calculate TH1 must be shown.

[10 marks]

QUESTION 4 [25 Marks]

a) Briefly show the steps involved in interrupt processing.

[8 marks]

b) How to enable both serial port interrupt and external interrupt 1?

[1 mark]

- c) Construct an assembly language program for the following requirements:
 - A common anode 7-segment display is connected to P1 of an 8051 microcontroller. Turn ON the 7-segment display with character 'E', whenever the external interrupt *INTO* of pin P3.2 is LOW. Otherwise, turn OFF the 7-segment display.
 - Right after the 7-segment display is turned OFF, the program must turn ON an LED 1 (Active LOW) connected to P1.5, for at least 20 milliseconds. The program should be able to repeat itself afterwards.

Apply edge-triggering to the external interrupt $\overline{INT0}$. Apply Timer 1 for the delay and assume 12MHz crystal frequency is used.

[16 marks]

APPENDIX A: OPCODE MAP

		, [_										1
ů.	MOVX GDPTR, A	ACALL (P)	MOVX @R0.A	MOVX ØRI. A	ਲੋ<	MOV dir. A	MOV @ R0, A	MOV @ RI.A	MOV R0, A	MOV RI.A	MOV R2, A	MOV KJ. A	MOV R4. A	MOV RS. A	MOV R6. A	MOV R7.A	a P
ш	MOVX A. @DPTR	AJMP (P7)	MOVX A. @R0	MOVX A.@RI	ਰੋ≺	MOV A. dir	MOV A, @R0	MOV A,@Ri	MOV A, R0	MOV A, RI	MOV A, R2	MOV A. R3	MOV A, R4	MOV A, R5	MOV A. R6	MOV A, R7	
D	\$ #	ACALL (P6)	SETB	SEIB	₽ 4	DJNZ dir, rel	XCHD A. @R0	XCHD A. @RI	DJNZ R0, rei	DINZ R1, rel	DJNZ R2, rei	DINZ R3, rel	DINZ R4, rel	DINZ RS, rel	DJNZ R6. rel	DINZ R7, rei	
C	PUSH dir	AJMD (PO)	CLR bit	ar C	SWAP	XCH A, dir	XCH A. @RO	XCH A. @RI	XCH A. R0	XCH A.Ri	XCH A, R2	XCB A, RJ	XCH A. R4	XCH A. RS	XCH A, R6	XCH A. R7	
8	ANL C. /bit	ACALL. (PS)	CFI.	<u>5</u> 0	CINE A. # daix, rel	CJNE A, dir, rel	CONE GRO. * dat, rel	CUNE GRI. dan, rel	CINE RO, # data, rel	CINE RI. # data. rel	CINE R2. # data. rei	CINE R3, # dats. rei	CINE R4, # data. rei	CINE RS. # date, rei	CINE R6, # date, rei	CINE R7, # data, rel	
٧	ORL C. Pri	AJMP (PS)	MOV C. bit	INC	MUL		MOV @R0. dir	MOV @RJ, dir	MOV R0, dir	MOV R1, dir	MOV R2, dir	MOV R3, dir	MOV R4, dir	MOV RS, dir	MOV R6, dir	MOV R7, dir	
6	MOV DPTR, # data 16	ACALL (P4)	MOV bit, C	MOVC A. @A+DPTR	SUBB A, # data	SUBB A. dir	SUBB A. @RO	SUBB A. @R:	SUBB A. RO	SUBB A, RI	SUBB A. R2	SUBB A. R3	SUBB A. R4	SUBB A. RS	SUBB A, R6	SUBB A. R7	
00	SUMP	AJMP (P4)	ANT. C. bit	MOVC A. @A+PC	DIV	MOV dir, dir	MOV dir.@R0	MOV dir.@R1	MOV dir, R0	MOV dir, R1	MOV dir, R2	MOV dir, R3	MOV dir, R4	MOV dir. RS	MOV dfr, R6	MOV dir, R7	
7	JAZZ Pa	ACALL (P3)	ORL C, bit	JMP @A+DPTR	MOV A, # deta	MOV dir, # data	MOV (e)R0,	MOV @R1.	MOV R0, # data	MOV RI. # data	MOV R2, # data	MOV R3, # data	MOV R4, # data	MOV RS, # deta	MOV R6, # data	MOV R7, # data	
ý	Z7 [2]	AJMP (P3)	XRL dir. A	XRL. dir. # data	XRL A, # data	XRL A. dir	XRL A.@RO	XRL A, @RI	XRL A. RO	XRL A, RI	XRL A. R2	XRL A, R3	XRL A. R4	XRL A. RS	XRL. A. R6	XRL A. R7	
¥1	JNC	ACALL (P2)	ANI. dic, A	ANI. dir, # data	ANI. A. # data	ANI. A. dir	ANL.	ANL A.@RI	ANT. A, R0	ANI. A.RI	A.R2	ANIL A. R3	ANI. A. Re	A. RS	A. R6	ANT. A. R.	
*	었拒	AJMP (P2)	ORL dir. A	ORL dir, # data	ORT.	ORL A. dir	ORL A.@R0	ORL A, @R1	ORL A, R0	ORL A. RI	ORL A. RZ	ORL A, R3	ORL A. Re	ORL A. RS	ORL A. R6	ORL A. R7	
E.	JNB bit, rel	ACALL.	RETT	RIC	ADDC A. # data	ADDC A, dir	ADDC A.@R0	ADDC A,@RI	ADDC A, R0	ADDC A, RI	ADDC A.R2	ADDC A, R3	ABDC A.R4	ADDC A. RS	ADDC A.R6	ADDC A.R7	
2	JB Dit, rel	AJMP (P1)	RET	귤<	ADD A.A	ADD A. dir	ADD A. @RO	ADD A.@RI	ADD A. RO	ADD A. RI	ADD A, R2	ADD A, R3	ADD A. R4	ADD A. RS	ADD A. R6	ADD A. R7	
-	JBC bit, rel	VCALL (P0)	LCALL addr16	RRC	DEC V	DEC	DEC	DEC @R1	DEC	DEC	DEC	200	DEC	DEC RS	DEC R6	DEC R7	
	NOP	AJMP (P0)	LIMP *ddr16	₩.	INC	INC	INC	INC @R1	INC RO	INC	INC R2	7 <u>1</u> 72	Z Z	INC RS	INC R6	INC R7	
Ŧ.		-	2	9	4	'n	•	-	90	6	<	œ	U	_	m	£1	

SNH i/iii

APPENDIX B: 8051 SPECIAL FUNCTION REGISTER (SFR)

Byte address	Bit address	
FF		
FO	F7 F6 F5 F4 F3 F2 F1 F0	В
EO	E7 E6 E5 E4 E3 E2 E1 E0	ACC
DO	D7 D6 D5 D4 D3 D2 D1 D0	PSW
B8	BC BB BA B9 B8	IP
во	B7 B6 B5 B4 B3 B2 B1 B0	P3
A8	AF AC AB AA A9 A8	IE
A0	A7 A6 A5 A4 A3 A2 A1 A0	P2
99	not bit addressable	SBUF
98	9F 9E 9D 9C 9B 9A 99 98	SCON
90	97 96 95 94 93 92 91 90	P1
8 D	not bit addressable	TH1
8C	not bit addressable	THO
8B	not bit addressable	TL1
8A	not bit addressable	TLO
89	not bit addressable	IMOD
88	8F 8E 8D 8C 8B 8A 89 88	TCON
87	not bit addressable	PCON
83	not bit addressable	DPH
82	not bit addressable	DPL
81	not bit addressable	SP
80	87 86 85 84 83 82 81 80	PO
	Special Function Registers	

SFR RAM Address (Byte and Bit)

APPENDIX C: BIT-ADDRESSABLE RAM LOCATIONS

Byte Address				Bit Ac	ldress			
2F	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	09	08
20	07	06	05	04	03	02	01	00

APPENDIX D: PROGRAM STATUS WORD (PSW)

	CY	AC	FO	RS1	RS0	٥٧		Р
1		Į .			l	l	ŀ	

APPENDIX E: TIMER/COUNTER MODE CONTROL (TMOD) REGISTER

G	C/T	М1	MO	G	C/T	M1	МО
			[

APPENDIX F: SERIAL CONTROL (SCON) REGISTER

SMO	SM1	SM2	REN	TB8	RB8	TI	RI

APPENDIX G: INTERRUPT ENABLE (IE) REGISTER

EA		ET2	ES	ET1	EX1	ET0	EX0
	I		1	1	1		

APPENDIX H: INTERRUPT PRIORITY (IP) REGISTER

	 PT2	PS	PT1	PX1	PT0	PX0

SNH iii/iii